




Digitalne strukture

7. Vaja

Realizacija sinhronskih sekvenčnih vezij s
programirljivim vezjem FPGA



PLD – Programmable Logic Device




- PROM, EPROM, PLA, PAL, GAL
- Stiki povezav določajo končno funkcijo vezja
- Površina vezja se večja s kvadratom št. vhodov
- Nekaj 100 logičnih vrat






CPLD – Complex Programmable Logic Device




- Več blokov PLD povezanih s programljivo povezovalno matriko
- Izvedba kompleksnih logičnih funkcij
- Od 1000 do 100.000 logičnih vrat







FPGA – Field Programmable Gate Array




- Matrika logičnih celic (LB) obkroženih z vhodno/izhodnimi celicami



- Nad 100.000 logičnih vrat



$$f = x_1 x_2 x_4 + x_3$$




LUT sestavlja 16 SRAM celic



FPGA – Field Programmable Gate Array

NIVOJI MODELIRANJA

- Tranzistorji
- Logična vrata
- Nivo registrov
- Grafični modeli
- Obnašanje vezja
- Sistemski modeli



VHDL koda



Naloge


7a: Z jezikom VHDL zapišite delovanje sinhronskega števca po modulu 5.

Uporabite stavka *process* in *if... then...else*

```
process (spremenljivke)
begin
:
sekvenčni stavki;
:
end process;
```

←

```
if izraz 1 then
stavki;
elsif izraz 2 then
stavki;
:
else izraz n;
end if;
```



Ukaz za proženje števca ob uri:

```
if (clk'event and clk='1') then
stavki;
end if;
```



Naloge

7b: Zapišite VHDL kodo za vezje, ki bo frekvenco CLK na plošči Xilinx zmanjšalo iz 50 MHz na 1 Hz.



7c: Zgradite sinhronsko sekvenčno vezje, ki bo vklopjalo smernike pri avtomobilu.



7d: Zgradite vezje, ki bo simuliralo delovanje semaforja.






VHDL
koda


Vaja7c

Diagram stanj
(StateCad)



Vhodi: CLKIN, RESET, L, D, E
Izhodi: leva, desna


Vaja7d



Vhodi: CLKIN, RESET, D
Izhodi: rdeca, rumena, zelena





StateCAD






StateCAD – Definiranje stanj



**Leva <= '1';
Desna <= '0';**




StateCAD – Definiranje prehodov



L='1' and D='0' and E='0'



StateCAD – Generiranje VHDL kode



Ko končamo z risanjem diagrama stanj, ga pretvorimo v VHDL kodo.



Xilinx ISE-predloga (Vaja7c in Vaja7d)

The screenshot displays the Xilinx ISE software interface. The main window shows a VHDL code editor with the following code:

```
1  -----  
2  -- Company:  
3  -- Engineer:  
4  --  
5  -- Create Date:    12:06:44 01/07/2011  
6  -- Design Name:  
7  -- Module Name:   vaja7a - Behavioral  
8  -- Project Name:  
9  -- Target Devices:  
10 -- Tool versions:  
11 -- Description:  
12 --  
13 -- Dependencies:  
14 --  
15 -- Revision:  
16 -- Revision 0.01 - File Created  
17 -- Additional Comments:  
18 --  
19 -----  
20 library IEEE;  
21 use IEEE.STD_LOGIC_1164.ALL;  
22 use IEEE.STD_LOGIC_ARITH.ALL;  
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;  
24  
25 entity vaja7a is  
26     Port (clk, reset, L, D, E : in STD_LOGIC;  
27         leva, desna : out STD_LOGIC);  
28 end vaja7a;  
29  
30 architecture Behavioral of vaja7a is  
31     signal clk:std_logic;  
32  
33     begin  
34     component1: entity delilnik  
35     port map(clkin=>clk, clk=>clk);  
36  
37     component2: entity utripanje  
38     port map(clk=>clk, reset=>reset, leva=>leva, desna=>desna, D=>D,L=>L,E=>E);  
39  
40 end Behavioral;
```

The left sidebar shows the 'Sources' panel with the project structure for 'vaja7a' on a 'xc3s200-4ft256' device. The 'Processes' panel lists various actions like 'Add Existing Source', 'Create New Source', 'View Design Summary', 'Design Utilities', 'User Constraints', 'Synthesize - XST', 'Implement Design', and 'Generate Programming File'.



Xilinx ISE-predloga (Vaja7c in Vaja7d)

The screenshot displays the Xilinx ISE software interface. The title bar indicates the project path: "Xilinx - ISE - C:\WAJEDigStrukt\ vaja7a\ vaja7a.ise - [vaja7a.vhd]". The menu bar includes File, Edit, View, Project, Source, Process, Window, and Help. The toolbar contains various icons for file operations and synthesis. The "Sources" window on the left shows the project structure for "vaja7a", including the target device "xc3s200-4ft256" and behavioral components "vaja7a - Behavioral (vaja7a.vhd)", "component1 - delilnik - Behavioral (D:/svaru)", and "component2 - UTRIPANJE - BEHAVIOR (D:/svaru)". The "Processes" window shows a list of actions for "vaja7a - Behavioral", such as "Add Existing Source", "Create New Source", "View Design Summary", "Design Utilities", "User Constraints", "Synthesize - XST", "Implement Design", and "Generate Programming File". The main editor window displays the following VHDL code:

```
1 |-----  
2 | -- Company:  
3 | -- Engineer:  
4 | --  
5 | -- Create Date:    12:06:44 01/07/2011  
6 | -- Design Name:  
7 | -- Module Name:    vaja7a - Behavioral  
8 | -- Project Name:  
9 | -- Target Devices:  
10 | -- Tool versions:  
11 | -- Description:  
12 | --  
13 | -- Dependencies:  
14 | --  
15 | -- Revision:  
16 | -- Revision 0.01 - File Created  
17 | -- Additional Comments:  
18 | --  
19 |-----  
20 | library IEEE;  
21 | use IEEE.STD_LOGIC_1164.ALL;  
22 | use IEEE.STD_LOGIC_ARITH.ALL;  
23 | use IEEE.STD_LOGIC_UNSIGNED.ALL;  
24 |  
25 | entity vaja7a is  
26 |     Port (clkkin, reset, L, D, E : in  STD_LOGIC;  
27 |           leva, desna : out  STD_LOGIC);  
28 | end vaja7a;  
29 |  
30 | architecture Behavioral of vaja7a is  
31 |     signal clk:std_logic;  
32 |  
33 | begin  
34 |     component1: entity delilnik  
35 |     port map(clkin=>clkkin, clk=>clk);  
36 |  
37 |     component2: entity utripanje  
38 |     port map(clk=>clk, reset=>reset, leva=>leva, desna=>desna, D=>D,L=>L,E=>E);  
39 |  
40 | end Behavioral;
```



Za to vajo ni potrebno izdelati poročila.