


Digitalna tehnika

4. Vaja

Opis vezij z VHDL

Načrtovanje digitalnih vezij:

- ponavadi shematsko (nivo logičnih vrat, tranzistorjev, registrov)
- pri kompleksnih vezjih zaradi večje preglednosti uporabimo **strojno opisne jezike**



Načrtovanje digitalnih vezij:

- ponavadi shematsko (nivo logičnih vrat, tranzistorjev, registrov)
- pri kompleksnih vezjih zaradi večje preglednosti uporabimo **strojno opisne jezike**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity prim is
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
            B : in STD_LOGIC_VECTOR (1 downto 0);
            f : out STD_LOGIC);
end prim;

architecture Behavioral of prim is
signal f1, f2, f3: std_logic;
begin
    f1<= A(1) or (not B(1));
    f2<= A(1) or A(0) or (not B(0));
    f3<= A(0) or (not B(1)) or (not B(0));
    f<= f1 and f2 and f3;
end Behavioral;
```


Načrtovanje digitalnih vezij:

- ponavadi shematsko (nivo logičnih vrat, tranzistorjev, registrov)
- pri kompleksnih vezjih zaradi večje preglednosti uporabimo **strojno opisne jezike**

Strojno opisni jeziki: jeziki za simulacijo in opis digitalnih vezij (VHDL, Verilog, Abel,...)

VHDL: Very High Speed Integrated Circuit Hardware Description Language
(jezik za opis zelo hitrih digitalnih vezij)

Model vezja v VHDL:




Model vezja v VHDL:

- vmesnik (*entity*)

```
entity primer_vezja is
port (vhod: in std_logic_vector (3 downto 0);
      reset, clk: in std_logic;
      izhod: out std_logic_vector (3 downto 0));
end primer_vezja;
```

- zgradba (*architecture*)

```
architecture opis of primer_vezja is
signal x, y, z: std_logic;
begin
  x<= (vhod(0) and vhod(1)) or (vhod(2) and vhod(3));
  izhod (0)<= not(x);
  :
end opis;
```



4a) Enobitni primerjalnik

VHDL:

```
f<= x1 and not (x2);
```

4b) Dvobitni primerjalnik

Izhajajte iz oblike MDNO, vpeljite nove spremenljivke:

npr: $f(x_1, x_2, x_3) = x_1 x_2 + x_2 \bar{x}_3 = w+y$


VHDL:

```
signal w, y: std_logic;
f<= w or y;
w<= x1 and x2;
y<= x2 and not (x3);
```

4c) Primerjalnik z multipleksorjem

Uporabite stavek *when...else*


```
ime_spremenljivke<= vrednost1 when izraz1 else
                     vrednost2 when izraz2 else
...
vrednost n;
```




4d) Dekodirnik 2-4

Uporabite stavek *with...select...when*

```
with ime_izbirnega_signalna select
  ime_spremenljivke <= vrednost 1 when izbor 1,
                     vrednost 2 when izbor 2,
...
vrednost n when others;
```



Xilinx ISE – Programiranje FPGA




Xilinx ISE – Programiranje FPGA

The screenshot shows the Xilinx ISE software interface with a VHDL source code editor. The code is a behavioral model for a primitive component named 'prim'. The code includes comments at the top and a note about library declarations.


```
1 --- Company:  
2 --- Engineer:  
3 ---  
4 --- Create Date: 17:59:28 12/14/2010  
5 --- Design Name:  
6 --- Module Name: prim - Behavioral  
7 --- Project Name:  
8 --- Target Devices:  
9 --- Tool versions:  
10 --- Description:  
11 ---  
12 --- Dependencies:  
13 ---  
14 --- Revision:  
15 --- Revision 0.01 - File Created  
16 --- Additional Comments:  
17 ---  
18 ---  
19-----  
20library IEEE;  
21use IEEE.STD_LOGIC_1164.ALL;  
22use IEEE.STD_LOGIC_ARITH.ALL;  
23use IEEE.STD_LOGIC_UNSIGNED.ALL;  
24----- Uncomment the following library declaration if instantiating  
25----- any Xilinx primitives in this code.  
26---library UNISIM;  
27---use UNISIM.VComponents.all;  
28---  
29entity prim is  
30    Port ( A1,A0,B1,B0 : in STD_LOGIC;  
31                  f : out STD_LOGIC);  
32end prim;  
33---  
34architecture Behavioral of prim is  
35begin  
36---  
37end Behavioral;
```

A red arrow points from the word "komentarji" to the first two lines of the code, which are standard VHDL header comments.


Xilinx ISE – Programiranje FPGA




Xilinx ISE – Programiranje FPGA





Xilinx ISE – Programiranje FPGA




Xilinx ISE – Programiranje FPGA




Xilinx ISE – Programiranje FPGA



Xilinx ISE – Programiranje FPGA



Xilinx ISE – Programiranje FPGA



Poročilo

- Besedilo vaje
- VHDL koda za vsako nalogu
- RTL shematika

Xilinx - ISE - D:\desktop\primerjalnik\primerjalnik.ise - [prim.vhd]

Sources

Sources for: Synthesis/Implementation

- primerjalnik
- xc3s200-4ft256
- prim - Behavioral (prim.vhd)

Processes

Processes for: prim - Behavioral


- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Create Timing Constraints
- Assign Package Pins
- Create Area Constraints
- Edit Constraints (Text)
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic** (highlighted)
- view Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design
- Generate Programming File
- Programming File Generation Report
- Generate PROM, ACE, or JTAG File
- Configure Device (IMPACT)

```
1 --- Company:  
2 --- Engineer:  
3 ---  
4 --- Create Date: 17:59:28 12/14/2010  
5 --- Design Name:  
6 --- Module Name: prim - Behavioral  
7 --- Project Name:  
8 --- Target Devices:  
9 --- Tool versions:  
10 --- Description:  
11 ---  
12 --- Dependencies:  
13 ---  
14 --- Revision:  
15 --- Revision 0.01 - File Created  
16 --- Additional Comments:  
17 ---  
18 ---  
19 ---  
20 library IEEE;  
21 use IEEE.STD_LOGIC_1164.ALL;  
22 use IEEE.STD_LOGIC_ARITH.ALL;  
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;  
24  
25 ---- Uncomment the following library d  
26 ---- any Xilinx primitives in this cod  
27 --library UNISIM;  
28 --use UNISIM.VComponents.all;  
29  
30 entity prim is  
31     Port ( A1,A0,B1,B0 : in STD_LOGIC;  
32                 f : out STD_LOGIC);  
33 end prim;  
34  
35 architecture Behavioral of prim is  
36  
37 begin  
38     f<=(A1 and A0)or(B1 and B0);  
39  
40 end Behavioral;  
41  
42
```

View RTL Schematic

Poročilo

- Besedilo vaje
- VHDL koda za vsako nalogu
- RTL shematika



Xilinx - ISE - D:\desktop\primerjalnik\primerjalnik.ise - [prim.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- primerjalnik
- xc3s200-4ft256
- prim - Behavioral (prim.vhd)

Processes Processes for: prim - Behavioral

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Create Timing Constraints
- Assign Package Pins
- Create Area Constraints
- Edit Constraints (Text)
- Synthesize - XST
- View Synthesis Report
- View RTL Schematic**
- view Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation Model
- Implement Design
- Generate Programming File
- Programming File Generation Report
- Generate PROM, ACE, or JTAG File
- Configure Device (IMPACT)

```
1 --- Company:  
2 --- Engineer:  
3 ---  
4 --- Create Date: 17:59:28 12/14/2010  
5 --- Design Name:  
6 --- Module Name: prim - Behavioral  
7 --- Project Name:  
8 --- Target Devices:  
9 --- Tool versions:  
10 --- Description:  
11 ---  
12 --- Dependencies:  
13 ---  
14 --- Revision:  
15 --- Revision 0.01 - File Created  
16 --- Additional Comments:  
17 ---  
18 ---  
19 ---  
20 library IEEE;  
21 use IEEE.STD_LOGIC_1164.ALL;  
22 use IEEE.STD_LOGIC_ARITH.ALL;  
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;  
24  
25 ---- Uncomment the following library d  
26 ---- any Xilinx primitives in this cod  
27 --library UNISIM;  
28 --use UNISIM.VComponents.all;  
29  
30 entity prim is  
31     Port ( A1,A0,B1,B0 : in STD_LOGIC  
32             f : out STD_LOGIC);  
33 end prim;  
34  
35 architecture Behavioral of prim is  
36  
37 begin  
38     f<=(A1 and A0)or(B1 and B0);  
39  
40 end Behavioral;
```